From 46e1210381106707c2df7f07c56023eb6b760763 Mon Sep 17 00:00:00 2001 From: Väinö Kauppila Date: Sun, 19 Apr 2026 19:02:42 +0300 Subject: BSRAM progmem. fix Makefile memory command that does not work. add interrupts, bank 1, timer0. Timer0 not tested. --- Makefile.inner | 6 +++++- 1 file changed, 5 insertions(+), 1 deletion(-) (limited to 'Makefile.inner') diff --git a/Makefile.inner b/Makefile.inner index 957843c..5838b33 100644 --- a/Makefile.inner +++ b/Makefile.inner @@ -15,6 +15,8 @@ SYN_FILES = \ $(HDL_DIR)/decoder.vhd \ $(HDL_DIR)/fifo.vhd \ $(HDL_DIR)/uart.vhd \ + $(HDL_DIR)/onewire.vhd \ + $(HDL_DIR)/timer0.vhd \ $(HDL_DIR)/ALU.vhd \ $(HDL_DIR)/stack.vhd \ $(HDL_DIR)/dpram.vhd \ @@ -30,6 +32,8 @@ SIM_FILES = \ $(HDL_DIR)/hexfile_reader.vhd \ $(HDL_DIR)/fifo.vhd \ $(HDL_DIR)/uart.vhd \ + $(HDL_DIR)/onewire.vhd \ + $(HDL_DIR)/timer0.vhd \ $(HDL_DIR)/ALU.vhd \ $(HDL_DIR)/stack.vhd \ $(HDL_DIR)/dpram.vhd \ @@ -48,7 +52,7 @@ $(BUILD): # Synthesize $(BUILD)/$(TOP).json: $(SYN_FILES) | $(BUILD) ghdl -a $(STD) --workdir=$(BUILD) $(SYN_FILES) - yosys $(MODULE) -p "ghdl $(STD) --workdir=$(BUILD) $(TOP); memory_map; synth_gowin -json $@ -family gw5a" + yosys $(MODULE) -p "ghdl $(STD) --workdir=$(BUILD) $(TOP); synth_gowin -json $@ -family gw5a -nolutram" # Place and route $(BUILD)/$(TOP)_pnr.json: $(BUILD)/$(TOP).json $(CST) -- cgit v1.3