diff options
| author | Väinö Kauppila <vaino@vke.fi> | 2026-04-20 18:45:38 +0300 |
|---|---|---|
| committer | Väinö Kauppila <vaino@vke.fi> | 2026-04-20 18:45:38 +0300 |
| commit | 9dd09eaa88df41057700e59d9abe83fd204f1215 (patch) | |
| tree | ff148ddc5c39c148b82d8aeec1182841f04f99ab /fw/ds18b20.c | |
| parent | 7af8820d2dbd441f95cb5c8bde74e4649878383c (diff) | |
| download | vhdl_pic-9dd09eaa88df41057700e59d9abe83fd204f1215.tar.gz vhdl_pic-9dd09eaa88df41057700e59d9abe83fd204f1215.zip | |
remove redundant clock input from verilog generator
Diffstat (limited to 'fw/ds18b20.c')
0 files changed, 0 insertions, 0 deletions